UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/526,689	03/03/2005	Yong-Ho Yang	8054-92 (LW8052PC/US)	5285
	7590 06/23/200 SSOCIATES, LLC	EXAMINER		
130 WOODBU	RY ROAD		SCHECHTER, ANDREW M	
WOODBURY, NY 11797			ART UNIT	PAPER NUMBER
			2871	
			MAIL DATE	DELIVERY MODE
			06/23/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/526,689	YANG ET AL.			
Office Action Summary	Examiner	Art Unit			
	ANDREW SCHECHTER	2871			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	lely filed the mailing date of this communication. (35 U.S.C. § 133).			
Status					
Responsive to communication(s) filed on <u>04 Jul</u> This action is <b>FINAL</b> . 2b)⊠ This     Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) ☐ Claim(s) 1-10 is/are pending in the application.  4a) Of the above claim(s) 4,9 and 10 is/are with  5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1-3 and 5-8 is/are rejected.  7) ☐ Claim(s) is/are objected to.  8) ☐ Claim(s) are subject to restriction and/or  Application Papers  9) ☐ The specification is objected to by the Examine 10) ☐ The drawing(s) filed on 03 March 2005 is/are: a	r.	o by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ite			

### **DETAILED ACTION**

# Request for Continued Examination

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4 June 2009 has been entered.

## Response to Arguments

2. Applicant's arguments filed 4 June 2009 have been fully considered but they are not persuasive. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

The applicant's amendment to claim 3 overcomes the previous rejections of claim 3 under 35 USC 112, 1st and 2nd paragraphs, which are therefore withdrawn.

The applicant has amended claim 1 to recite "a gate electrode of the thin film transistor is connected to ground so that a data line is electrically disconnected from the first pixel electrode." This limitation can be interpreted in two ways. The narrower sense would be that of the specification at paragraph [0074], that the gate electrode is not connected to the gate line at all, but is instead connected to a non-gate line which is permanently connected to the ground voltage. The previously applied references,

including *Park*, *Ohgawara*, and *Takao*, do not appear to disclose or fairly suggest this limitation. The broader sense, however, would allow the claim limitation to be satisfied when the gate electrode is connected to the gate line, and the gate line is merely supplied with the ground voltage. In common parlance, this would often be described as having the gate electrode "connected to ground" and it has the effect of turning off the transistor so that the data line is electrically disconnected from the pixel electrode. As discussed in the previous rejection, the claim interpreted in this broader sense is unpatentable over the previously applied references *Park*, *Ohgawara*, and *Takao*. Since the examiner must adopt the broadest reasonable interpretation in light of the specification, the previous rejections (modified as necessary by the amendments) are maintained, with the broader interpretation of this claim limitation specifically pointed out.

The examiner notes, regarding the amended claim language "a thin film transistor which controls a voltage of the first pixel electrode", that this language seems to support the broader interpretation; if the gate electrode were not connected to a gate line, but instead connected to ground, it would seem odd to describe that TFT as "controlling" the voltage (since it would not actually be capable of applying any voltage to the pixel electrode). More consistent with the narrow interpretation would be "a thin film transistor which is connected to the first pixel electrode", for instance.

However, considering the narrower interpretation of this claim limitation, the examiner notes that *Shirahashi* discloses an analogous device providing dummy pixels in the periphery, and teaches that the dummy pixel electrodes are held in an electrically

Application/Control Number: 10/526,689 Page 4

Art Unit: 2871

insulated state (floating) by having the gate electrodes of their (dummy) TFTs tied to a dummy gate line held at ground, rather than to a normal gate line, just as in the narrow interpretation of the claim limitation. New rejections relying on *Shirahashi* are therefore made as well.

# Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-3, 5, and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Park et al.*, US 2002/0113931 in view of *Ohgawara et al.*, U.S. Patent No. 5,617,230.

Park discloses [see Fig. 1a, for instance] a liquid crystal display device comprising: a first substrate [10], a second substrate [20] being opposite to the first substrate; color filters [22] formed on the second substrate; and a liquid crystal layer [30] disposed between the substrates. Park discloses a normally black arrangement with TFT [11] (a first thin film transistor formed on the first substrate) supplying a voltage to the pixel electrode [12], so that an electric field is generated between it and the common electrode [23] on the opposite substrate, with the polarizers [14 and 24] aligned so that the pixel becomes dark (light does not pass through) when the electric

field is zero [see paragraphs 0034 and 0051, for instance]. *Park* does not disclose the limitations related to the border of the display.

Ohgawara discloses [see Fig. 2, for instance] an analogous liquid crystal display device comprising: a first substrate and a second substrate opposed to the first substrate [see abstract, for instance], a first color filter [17] formed on a first portion [15] of the second substrate, the first portion corresponding to a first area of a display area, the first area being a border area of the display area [see Fig. 2], a second color filter [13] formed on a second portion [11] of the second substrate, the second portion corresponding to a second area of the display area, the second area being the display area except the border area; a first liquid crystal layer [see abstract] disposed between the first and second substrates in the first area, and a second liquid crystal layer disposed between the first and second substrates in the second area [see col. 7, line 43—col. 8, lines 15, for instance; note that these are just different portions of the same liquid crystal layer, as in the present specification]. Ohgawara also discloses that a voltage is applied in such a manner so as to maintain the peripheral pixels in a lightshielded state [see col. 7, line 43 - col. 8, line 15, for instance], which Ohgawara explains can be either a "selective voltage" or a "non-selective voltage" depending on the type of LCD being used. In plainer language, the appropriate voltage is applied to create a dark-state pixel, or to have the liquid crystal in that pixel region act as a closed shutter to prevent light from passing through to the viewer. In the case of Park, which is a normally black device, in order to produce the desired light-shielded state, a zero electric field would be formed on the first liquid crystal layer [by applying 0 volts].

It would have been obvious to one of ordinary skill in the art at the time of the invention to use the border arrangement of Ohgawara in the device of Park, motivated by *Ohgawara's* teaching that this renders the display easier to be seen [see abstract]. In the device of *Park* in view of *Ohgawara*, it would have been obvious to one of ordinary skill in the art at the time of the invention to form the pixel electrodes and TFTs in both the display areas and the border areas, so as to be able to produce a display image and also provide the peripheral light-shielding state taught by Ohgawara using Park's driving circuitry arrangement, without requiring additional dedicated circuitry. Thus, there would be a first pixel electrode disposed in the first area, a thin film transistor which controls a voltage of the first pixel electrode, and a gate electrode of the thin film transistor is connected to ground so that a data line is electrically disconnected from the first pixel electrode [the examiner takes official notice that it was well-known in the art for gate lines to be connected to the ground potential when the TFTs are being turned off; so, after 0 volts is applied to the pixel electrode via the data line while the TFT is turned on, the gate lines would be connected to ground to turn the TFTs off, meeting the claim limitation when interpreted in the broad sense discussed above]. Claim 1 is therefore unpatentable.

The zero electric field is formed by nullifying an electric potential difference in the first liquid crystal layer [by applying 0 volts], so claim 2 is also unpatentable. There is a common electrode formed on the first and second color filter, wherein the first pixel electrode is arranged in a matrix shape [understood to mean that there are other pixel electrodes which together with the first pixel electrode form a matrix] and the zero

electric field is formed by nullifying an electric potential difference between the common electrode and the first pixel electrode [so there is a 0 volt difference across the liquid crystal layer], so claim 3 is also unpatentable. The zero electric field is formed by forming an electrode layer on one of the first and second substrates, the electrode layer making contact with the first liquid crystal layer [see Fig. 1 of *Park*], so claim 5 is also unpatentable. The thickness (width) of the first color filter is no less than a thickness (width) of a pixel unit (region) [see Fig. 2 of *Ohgawara*], so claim 6 is also unpatentable.

5. Claims 7 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Park et al.*, US 2002/0113931 in view of *Ohgawara et al.*, U.S. Patent No. 5,617,230 as applied above, and further in view of *Takao et al.*, U.S. Patent No. 5,101,289.

Ohgawara discloses [see Fig. 2] that the first color filter comprises three layers [red, green, and blue, for instance], but does not necessarily disclose that each of the three layers has a different thickness from each other.

Takao discloses [see Fig. 3] an analogous LCD having three color filter layers [R, G, and B], each of which has a different thickness from the others. It would have been obvious to one of ordinary skill in the art to do so in the above device, motivated by Takao's teaching that the different thicknesses enable the device to obtain desired spectral characteristics [col. 5, lines 42-45], meaning for instance that the hues of the colors can be adjusted to improve the coloration and the quality of the display. Claim 7 is therefore unpatentable.

The limitation of claim 8, that a thickness of the first color filter is regulated by controlling a coating thickness in a process in which the first color filter is coated on the

second substrate or by a slit exposure process, is a product-by-process limitation which does not structurally distinguish the claimed device from that of the prior art [see MPEP 2113]. Claim 8 is therefore unpatentable.

6. Claims 1-3, 5, and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Park et al.*, US 2002/0113931 in view of *Ohgawara et al.*, U.S. Patent No. 5,617,230, in view of *Shirahashi et al.*, U.S. Patent No. 5,285,301.

Park discloses [see Fig. 1a, for instance] a liquid crystal display device comprising: a first substrate [10], a second substrate [20] being opposite to the first substrate; color filters [22] formed on the second substrate; and a liquid crystal layer [30] disposed between the substrates. Park discloses a normally black arrangement with TFT [11] (a first thin film transistor formed on the first substrate) supplying a voltage to the pixel electrode [12], so that an electric field is generated between it and the common electrode [23] on the opposite substrate, with the polarizers [14 and 24] aligned so that the pixel becomes dark (light does not pass through) when the electric field is zero [see paragraphs 0034 and 0051, for instance]. Park does not disclose the limitations related to the border of the display.

Ohgawara discloses [see Fig. 2, for instance] an analogous liquid crystal display device comprising: a first substrate and a second substrate opposed to the first substrate [see abstract, for instance], a first color filter [17] formed on a first portion [15] of the second substrate, the first portion corresponding to a first area of a display area, the first area being a border area of the display area [see Fig. 2], a second color filter [13] formed on a second portion [11] of the second substrate, the second portion

corresponding to a second area of the display area, the second area being the display area except the border area; a first liquid crystal layer [see abstract] disposed between the first and second substrates in the first area, and a second liquid crystal layer disposed between the first and second substrates in the second area [see col. 7, line 43—col. 8, lines 15, for instance; note that these are just different portions of the same liquid crystal layer, as in the present specification]. *Ohgawara* also discloses that a voltage is applied in such a manner so as to maintain the peripheral pixels in a light-shielded state [see col. 7, line 43 - col. 8, line 15, for instance], which *Ohgawara* explains can be either a "selective voltage" or a "non-selective voltage" depending on the type of LCD being used. In plainer language, the appropriate voltage is applied to create a dark-state pixel, or to have the liquid crystal in that pixel region act as a closed shutter to prevent light from passing through to the viewer. In the case of *Park*, which is a normally black device, in order to produce the desired light-shielded state, a zero electric field would be formed on the first liquid crystal layer [by applying 0 volts].

It would have been obvious to one of ordinary skill in the art at the time of the invention to use the border arrangement of *Ohgawara* in the device of *Park*, motivated by *Ohgawara*'s teaching that this renders the display easier to be seen [see abstract]. In the device of *Park* in view of *Ohgawara*, it would have been obvious to one of ordinary skill in the art at the time of the invention to form the pixel electrodes and TFTs in both the display areas and the border areas, so as to be able to produce a display image and also provide the peripheral light-shielding state taught by *Ohgawara* using *Park's* driving circuitry arrangement, without requiring additional dedicated circuitry [as

seen in Fig. 15 of *Shirahashi*, where the circuitry in the dummy peripheral region matches that in the display area]. Thus, there would be a first pixel electrode disposed in the first area, a thin film transistor which controls a voltage of the first pixel electrode [or is at least connected to it; the word "controls" is a little odd when using the narrower interpretation of the claim language, as discussed above], and a gate electrode of the thin film transistor.

Following the narrower interpretation of "connected to ground so that a data line is electrically disconnected from the first pixel electrode" discussed above, where this requires more than just setting the voltage on the existing gate line to ground, *Park* in view of *Ohgawara* does not explicitly disclose this narrowly interpreted limitation.

However, *Shirahashi* discloses [see Fig. 15], an analogous device with a dummy peripheral region analogous to that in *Ohgawara*, and teaches connecting the gate electrode of the TFT to ground [via the DGL and DGTM] so that a data line [DL] is electrically disconnected from the first pixel electrode [DITO1 in *Shirahashi*]. It would have been obvious to one of ordinary skill in the art at the time of the invention to do so, motivated by *Shirahashi's* teaching that this arrangement reliably provides the desired voltages to the peripheral pixel electrodes, without interfering with the video signals being applied to the display region [see col. 13, lines 27-61, for instance]. Claim 1 is therefore unpatentable.

The zero electric field is formed by nullifying an electric potential difference in the first liquid crystal layer [by applying 0 volts], so claim 2 is also unpatentable. There is a common electrode formed on the first and second color filter, wherein the first pixel

Application/Control Number: 10/526,689 Page 11

Art Unit: 2871

electrode is arranged in a matrix shape [understood to mean that there are other pixel electrodes which together with the first pixel electrode form a matrix] and the zero electric field is formed by nullifying an electric potential difference between the common electrode and the first pixel electrode [so there is a 0 volt difference across the liquid crystal layer], so claim 3 is also unpatentable. The zero electric field is formed by forming an electrode layer on one of the first and second substrates, the electrode layer making contact with the first liquid crystal layer [see Fig. 1 of *Park*], so claim 5 is also unpatentable. The thickness (width) of the first color filter is no less than a thickness (width) of a pixel unit (region) [see Fig. 2 of *Ohgawara*], so claim 6 is also unpatentable.

7. Claims 7 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Park et al.*, US 2002/0113931 in view of *Ohgawara et al.*, U.S. Patent No. 5,617,230 in view of *Shirahashi et al.*, U.S. Patent No. 5,285,301 as applied above, and further in view of *Takao et al.*, U.S. Patent No. 5,101,289.

Ohgawara discloses [see Fig. 2] that the first color filter comprises three layers [red, green, and blue, for instance], but does not necessarily disclose that each of the three layers has a different thickness from each other.

Takao discloses [see Fig. 3] an analogous LCD having three color filter layers [R, G, and B], each of which has a different thickness from the others. It would have been obvious to one of ordinary skill in the art to do so in the above device, motivated by Takao's teaching that the different thicknesses enable the device to obtain desired spectral characteristics [col. 5, lines 42-45], meaning for instance that the hues of the

colors can be adjusted to improve the coloration and the quality of the display. Claim 7 is therefore unpatentable.

The limitation of claim 8, that a thickness of the first color filter is regulated by controlling a coating thickness in a process in which the first color filter is coated on the second substrate or by a slit exposure process, is a product-by-process limitation which does not structurally distinguish the claimed device from that of the prior art [see MPEP 2113]. Claim 8 is therefore unpatentable.

#### Election/Restrictions

8. Claims 4, 9, and 10 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 4 March 2008 and the reply filed on 6 June 2008.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew Schechter whose telephone number is (571) 272-2302. The examiner can normally be reached on Monday - Friday, 9:00 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/526,689 Page 13

Art Unit: 2871

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Andrew Schechter/ Primary Examiner, Art Unit 2871 Technology Center 2800 12 June 2009